INTRODUCTION
In the last few years, the power quality necessity of increasing in industry has the continuous development of voltage source multilevel inverter due to high efficiency with high switching frequency control method in the recent literatures [1] [2] [3] . Power electronics research in field has finding solutions in fields such as series and parallel connection of switches, multilevel inverter topologies, inverter reliability, modulation techniques and other. Three different basic multilevel-inverter are commonly used, the neutral point diode clamped multilevel inverter (DCMLI), flying capacitor inverter (FCMLI) and cascading h-bridge multilevel inverter (CHBMLI) literatures [4] .
DCMLI method can applied lower to higher level converter [5] . The minimum harmonic distortion, the steps are more output voltage or current waveform, producing a sinusoidal wave with as the number of level increases [6] . More level also mean higher voltages can be series devices, voltages sharing problems without devices, a zero total harmonies distortion of the output voltage waveform can be obtained by an infinite numbers of level. The capacitor clamped inverter alternatively known as flying. The FCMLI involves series connection of capacitor was proposed by Meynard and Foch in 1992. The structure based flying capacitor is similar to that of the diode-clamped inverter except that instead of using clamping capacitor clamped switching cells. where the voltage on each capacitor different from that of the next capacitor [7] . Fig. 1 shows the representation of one phase leg of inverters for different levels in, and power semiconductors is represented by an ideal switch with several positions [8] . The symmetric cascading h-bridge MLI are use of equal voltage sources and cascading inverter per phase are 2N+1 level produced in output of phase voltages. Each cell of the h-bridge needs a separate DC-source [9] . They are arrangement of three-phase and single-phase cascading multilevel inverter. The number of voltages level increase when the cascading-cell DC supply voltages from a ratio-3 geometric sequence.
Asymmetrical cascading h-bridge inverter (ACHBI) based DC-supply voltages are unequal. This topology consist increase number of level of output voltage with reduced total THD and switching losses. ACHBI will be high efficiency up to 80% at fundamental frequency and voltage level of load terminals of (2 N+1 -1), N is number of DC-source [10] . ACHBI provided the large number of output voltage without number of increasing DC voltage source. This paper presents a reduced devices topology for singlephase asymmetrical cascading multilevel inverter with a high number of even and odd steps. The cost and voltage installation area are the number of switches (IGBTs) will be reduced. The magnitudes of the utilized DC supplies have been selected in such a way that brings the high number of output voltage level increases with an effective application of PWM modulation techniques. Different modulation techniques have been employed, which are sinusoidal PWM. The proposed work is presented in five steps [11] . The first step focuses on the research advances in developing DCMLI, FCMLI and CHBLI topologies. In second step, the presents topology is well explained in terms of working principles, voltage step and DC supply selection. Third step brings out the
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II. PROPOSED TOPOLOGY Fig.2 and Fig.3 shows basic structure of proposed topology. A single-phase 7 and 9-level asymmetrical cascaded MLI. In this figure, the left side circuit generates the required output level is called output level generator. The proposed ACMLI topology for 9-level inverter requires eight semiconductor switches and two isolated dc sources shown in Fig.3 
III. OPERTION OF THE PROPOSED TOPOLOGY USING 9-LEVEL ACMLI
Operation of the proposed 9-level MLI with ACMLI topology can be easily explained with the help of Fig. 3 and table I. When switches S5, S6, S4 and S2 are turned "on" the output voltage will be "Vdc" (i.e., level 1). The output voltage will be "2Vdc" (i.e., level 2) when switches S1, S2, S7 and S8 are turned "on". When S1, S2, S6 and S8 switches are turned "on" the output voltage will be "3Vdc" (i.e., level 3). When switches S1, S2, S5 and S6 are turned on the output voltage will be "4Vdc" (i.e., level 4). When switches S2, S4, S6 and S8 are turned "on" the output voltage is zero (i.e., level 0). When switches S7, S8, S4 and S2 are turned "on" the output voltage will be "-Vdc" (i.e., level -1). The output voltage will be "-2Vdc" (i.e., level -2) when switches S3, S4, S5 and S6 are turned "on". When S3, S4, S6 and S8 switches are turned "on" the output voltage will be "-3Vdc" (i.e., level -3). When switches S3, S4, S7 and S8 are turned on the output voltage will be "-4Vdc" (i.e., level -4).
The operation of this topology can also be easily understood by mode of operation of single-phase 9-level AC MLI shown in Fig. 4 . Each voltage source "Vdc" is required 100V and 300V. There are nine sufficient switching modes in generating the multistep level for a 9-level MLI. There are four different pulse width modulation strategies as given below [14] [15] [16] .
A. Phase disposition pulse width modulation (PD PWM)
In this pulse width modulation strategy, each and every carrier waveforms are in same phase shown in Fig.3 for 5-level MLI. For discus 7-level inverter, 6 triangle carriers are used. 
B. Phase opposition disposition pulse width modulation (POD PWM)
In this PWM strategy, every carrier waveforms above zero reference are in phase and below zero reference are 1800 out of phase as shown in Fig.4 For discuss 7-level inverter 6 triangle carriers are used. 
C. Alternate phase opposition disposition pulse width modulation (APOD PWM)
In PWM strategy where every carrier waveform is in out of phase with its neighbour all carrier by 1800. Shown in Fig.5 . V. SIMULATION RESULTS The Fig. 9 and Fig. 10 shows the proposed topology model of single-phase asymmetrical 9-level and 7-level MLI. Table II shows THD comparison between different PWM techniques. The simulation parameters are as following R = 5 ohms, L = 5mH, and dc source voltage is 400V; Carrier signal frequency is 2 kHz. shown in Fig. 11. (a) -(d) . The harmonic spectrum is carried out by using the FFT analysis in MATLAB/Simulink. VI. CONCLUSIONS In this paper, a presented topology for asymmetrical 9-level multilevel inverter with different PWM techniques. This is composed of the series connection of sub-multilevel inverters. In this topology presented with less number of switches and reduced percentage THD with less number of level output voltage. Proposed MLI topology with different PWM techniques is used to generate 9-level output phase voltage. The result of proposed topology is reducing installation area and cost. The presents topology was simulated and Harmonic analysis carried out using Mat Lab R2013a version software. Single-phase 9-level MLI improve the efficiency of system compare with different conventional topologies. The future may include an extension to four-wire loads with space vector PWM and other modulation techniques.
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